






LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT








PROJECT :JWM
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Valley 2/9 (DDR8)	1A
Date: Tuesday, August 20, 2013 Sheet 3 of 39		









JWM BOARD ID SETTING


GPIO_SO_SC[015]	SOC_BID0	BIT0
GPIO_SO_SC[016]	SOC_BID1	BIT1
GPIO_SO_SC[017]	SOC_BID2	BIT2
GPIO_SO_SC[018]	SOC_BID3	BIT3


BOARD_ID[0:3] Model Name

JWM	W08
0001	0000












PROJECT :JWM
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Valley 8/9 (Power 2)	1A
Date: Tuesday, August 20, 2013	Sheet 9 of 39	




PROJECT :JWM
Quanta Computer Inc.


Size	Document Number	Rev
Custom	Valley 9/9 (GND)	1A
Date: Tuesday, August 20, 2013 1 Sheet 10 of 39		





0801@Ronny
reserve Pull-up resistor R453





0801@Ronny
reserve Pull-up resistor R454



0801@Ronny
reserve Pull-up resistor R455




0611 @ALF:
Can un-stuff it for try @ A Stage
But need to make sure the timing sequence
RSMRST#_PWR -->1ms assert the RSMRST# to High




PROJECT :JWM
Quanta Computer Inc.






Size	Document Number	Rev
Custom	Level Shifter	1A
Date: Tuesday, August 20, 2013	Sheet 13 of 39	

LVDS Conn.







HDMI Conn.



[illegible]


For EMI 0 ~ 22 ohm

Does it need to reserve a EC Pin to control the ISOLATEB Pin?
Confirm it!! ALF@0531




PROJECT :JWM
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LAN RTL8106E-CG/RJ45	1A
Date:	Tuesday, August 20, 2013	Sheet 17 of 39




SP1	XD_CDB	SD_WP	MS_CLK
SP2	XD_RDY	SD_WP	MS_CLK
SP3	XD_CLE	SD_D1	MS_INSH
SP4	XD_CLE	SD_D0	MS_D7
SP5	XD_ALE	SD_D7	MS_D3
SP6	XD_WB#	SD_CDB	MS_D6
SP7	XD_WP	SD_D6	MS_D2
SP8	XD_D0	SD_CLK	MS_D0
SP9	XD_D1	SD_D5	MS_D1
SP10	XD_D2	SD_CMD	MS_D4
SP11	XD_D3	SD_D4	MS_D1
SP12	XD_D4	SD_D3	MS_D1
SP13	XD_D5	SD_D2	MS_D5
SP14	XD_D6	MS_BS	
	XD_D7		

Share Pin SD / MMC



CARD READER




R3X Type

SATA ODD CONNECTOR


14" SATA ODD

Bypass CAP close conn




0620@ALF:
BTM doesn't support Zero Power ODD.

High : ODD power down
Low : ODD power on



Power Button Connector


0329 Change CN4 PIN2 from DEEP_PWRLED# to +3V for Power LED




0327 :
DEL Touch Pad Connector CN7 for U83

0801 @Ronny
EMI change 1000p and stuff


SATA HDD Connector



FAN




Mini PCI-E Card 2- Full size mSATA/TV Card




TPM (1.2)



Address	BADD
HIGH	4EH/4F (default)




KEYBOARD Con.



KEYBOARD PULL-UP







20





USB 2.0/3.0 Combo

0603 @ALF:
BTM only has one USB3.0 port, and define the CN20 (Bottom-left) at first




	PROJECT :JWM		
	Quanta Computer Inc.		
	Size Custom	Document Number	Rev 1A
		USB3.0/KB	
Date: Tuesday, August 20, 2013		Sheet	20 of 39







Accelerometer Sensor



Touch screen




Green CLK Circuitry




LED Status


PWR LED



BAT LED




SATA LED




Function Button

0327 :
ADD SW1/SW2/R14/R5/C14/C21 Function Button for JWU


Left



Right




Touch Pad Connector



To Touch pad

0327 :
ADD Touch Pad Connector CN27 for JWU





Screw Holes


Stuff NUT Location:

0625 @ALF:
Added 2 pcs Holes for JWM Fan Module.



0701 @ALF:
Same as BM5, Stuff NUT on TOP side

FAN nut
Nut PN:MBFF4001010



0625 @ALF:
Modified the Hole's FP.


0729 @ALF:
change to BOT side

Mini-PCie Nut for TV Card
Nut PN:MBZR7001010

0625 @ALF:
Modified the Hole's FP.


0729 @Ronny:
delete Hole

SoC Bracket




0626 @ALF:
New add

PCB Fan Hole (Internal)




0626 @ALF:
Modified the Hole's FP.

GND PAD



0729 : ADD PAD3
0805 : remove PAD2

0329 :
ADD H35,H36,H37,PAD1 HOLE





0402 :
ADD H38 HOLE

0625 @ALF:
Modified the Hole's FP

0625 @ALF:
Modified the Hole's FP.

0729 @Ronny:
Remove Hole H4.




EMI 0626 @ALF:
EMI Suggestion for Power Shape

25

+VIN Shape on SVCC Layer

0.1uF Caps * 6pcs





+VCC_GFX Shape on SVCC Layer

1000PF Caps * 2pcs




0731@Ronny: EMI add cap at Power source side




+3VS5 Shape on SVCC Layer

0.1uF Caps * 4pcs




+5VS5 Shape on SVCC Layer

0.1uF Caps * 6pcs




+5V Shape on SVCC Layer


0.1uF Caps * 4pcs




+3V Shape on SVCC Layer

0.1uF Caps * 4pcs




 PROJECT :JWM Quanta Computer Inc.		
Size B	Document Number Screw HOLES / EMI	Rev 1A
Date: Tuesday, August 20, 2013 Sheet 25 of 39		




0613 @ALF:
 Aftered Power Jimmy confirmed, it is no need.

0611 @ALF:
 Should be canceled, because has discharge IC.



PROJECT :JWM
Quanta Computer Inc.


Size	Document Number	Rev
Custom	+3VS5/+5VS5 (NB670/NB671)	1A
Date: Tuesday, August 20, 2013	Sheet 27 of 39	



PROJECT :JWM
Quanta Computer Inc.

Size	Document Number	Rev
B	1.35/0.675V(TPS51216RUKR)	1A
Date	Tuesday, August 20, 2013	Sheet 28 of 39


+1.0V_ALW Volt +/- 5%
 Countinue current:2A
 Peak current:3A
 OCP minimum:4.5A




PROJECT :JWM
 Quanta Computer Inc.

Size	Document Number	Rev
B	+1.0VS5(APW8804)	1A
Date: Tuesday, August 20, 2013 Sheet 29 of 39		


+1.05V Volt +/- 5%
 Countinue current:1A
 Peak current:1.0A
 OCP minimum:2A




+1.5V +/- 5%
Countinue current:0.45A
Peak current:0.525A
OCP minimum:2A





+1.8V Volt +/- 5%
Countinue current:0.105A
Peak current:0.3A



+1.2VS5 Volt +/- 5%
Countinue current:35mA
Peak current:0.3A








Power on sequence OFF

36



T0: +RTCVCC stable to RTCRST# high > 9ms
 T1: VR ramp up time from 10% to 90% voltage level < 2ms
 T2 :Rail to subsequent rail turn on delay < 2ms
 T3 :+VALWAS stable to EC_RSMRST# high > 10us
 T4 :+VS rails stable to PMC_CORE_PWROK > TBD




NOTE:


1. T1 and T2 are recommended time for all the VR rails unless specified otherwise. The VR ramp up time T2 and subsequent rail delay T3 are put in place to avoid inrush current which may be caused by multiple loads turning on simultaneously or fast charging of VR output decoupling.

2. Platform devices other than SOC sequencing are not explicitly shown as they are not limited by the SOC sequencing requirement.

Green signals (PG) to EC
 Blue timing -- Intel
 Pink signals from EC

LED For bring-up





[illegible]

PROJECT :JWM
Quanta Computer Inc.

Size Custom	Document Number EC RECORD A-->B	Rev 1A
Date: Tuesday, August 20, 2013		Sheet 39 of 39